



FIG. 1





FIG. 2















FIG. 4






FIG. 5




FIG. 6







FIG. 7



86.






FIG. 9
(PRIOR ART)






FIG. 10
(PRIOR ART)







FIG. 11
(PRIOR ART)
















FIG.13(a)
 (PRIOR ART)




FIG.13(b)
 (PRIOR ART)




FIG.13(c)
 (PRIOR ART)




FIG.13(d)
 (PRIOR ART)




FIG.13(e)
 (PRIOR ART)




FIG.13(f)
 (PRIOR ART)




FIG.13(g)
 (PRIOR ART)




FIG.13(h)
 (PRIOR ART)







FIG. 14








FIG. 15





F I G. 1 6






FIG. 17






FIG. 18 (a)




FIG. 18 (b)




FIG. 18 (c)




FIG. 18 (d)




FIG. 18 (e)




FIG. 18 (f)






FIG. 18 (g)



JAN 08 2004
TRADEMARK OFFICE

FIG. 19







FIG. 20



FIG. 21



[illegible]




FIG. 23






FIG. 24






FIG. 25




FIG. 1 is a schematic diagram of a semiconductor device in a plan view. The device is a rectangular structure 11 defined by a gate oxide layer 12. It includes a gate electrode 13, a source region 21, a drain region 14, and a channel region 43b'. A central rectangular region 63a is defined by a dashed line. A small square region 72a(68a) is located within the channel region 43b'. A dashed line 54b2 is also shown. Arrows M and M' indicate directions.



FIG. 28






FIG. 29






FIG. 30






FIG. 31

